Abstract-An analog front-end composed of a preamplifier and a Σ-∆ modulator is proposed and implemented for digital hearing aid chip. Combined gain control (CGC), the technique, which incorporates an automatic gain control (AGC) with an exponential gain control (EGC), is employed to enlarge dynamic range and reduce power consumption. The proposed Σ-∆ modulator exploits adaptive-SNR technique, which generates four different SNRs, thereby achieving low power consumption and optimizing performance. The measured power dissipation of the preamplifier is 35-µW. In case of Σ-∆ modulator, the peak signal-to-noise ratio (SNR) is 86-dB, the average power consumption is 31.4-µW and the variation of SNR is 14-dB. The proposed analog front-end dissipates less than 67-µW from a single 0.9-V supply. The core area of the preamplifier and the Σ-∆ modulator is 0.1-mm 2 and 0.4-mm 2 , respectively, in a 0.25-µm standard CMOS technology.
INTRODUCTION
Explosive growth for a biomedical electronic system market needs more low-power and low-voltage techniques than before [1] . Accordingly, an improvement in both of power dissipation and a performance of a digital hearing aid is necessary. Figure 1 shows a block diagram of a typical digital hearing aid system, consisting of five blocks: a preamplifier, a Σ-∆ analog-to-digital converter (ADC), a digital signal processing unit (DSP), a Σ-∆ digital-to-analog converter (DAC), and a receiver driver. Among these individual blocks, an analog front-end that comprises a preamplifier and a Σ-∆ modulator is reported to consume a major part of the total power [2] , [3] . Therefore, reducing the power consumption of the analog front-end is attractive to decrease the total system power consumption.
In this paper, a new analog front-end architecture is proposed and implemented to achieve low power consumption with a 0.9-V supply voltage. Although lower supply voltage can be another effective solution, it may cause significant degradation of the system performance and make the analog circuit design difficult. In the proposed analog front-end, the preamplifier with combined gain control (CGC) and the Σ-∆ modulator which exploits adaptive-SNR technique are included.
The detail architecture of the proposed front-end will be explained in Section II. Section III will describe the circuits Figure 1 . Block diagram of a digital hearing aid system of the preamplifier with measurement results. In Section IV details of the Σ-∆ modulator will be covered. Finally, conclusions will be made in Section V. Figure 2 shows the relation between the input of the microphone and the input of the preamplifier. A previous study revealed that a normal sound level common in human daily life ranges from 30 to 90-dB SPL, which corresponds to Range 1 in Figure 2 [4] . In this range, the amplitude of the sound is so small that a high performance analog front-end must be used. On the other hand, above 90-dB SPL, Ranges 2 ~ 4 of Figure 2 , the sound level is sufficiently large that analog front-end needs not to provide high gain. Obviously, for a small sound the high performance analog front-end is indispensable. But for the large sound, the conventional analog front-end may overperform and cause unnecessary power consumption.
II. SYSTEM DESIGN CONSIDERATIONS
In this paper, a new analog front-end architecture is proposed to satisfy not only a high performance for a small sound but also a power optimization for a medium to large sound amplitude.
In the conventional design of a preamplifier, an automatic gain control (AGC) and an exponential gain control (EGC) are designed separately because of design difficulties. In this study, however, CGC integrates AGC and EGC into a single block to reduce power consumption. In the design of the Σ-∆ modulator, the input sound level is divided into four parts as shown in Figure 2 to control the SNR separately at each range achieving power-optimized performance. Figure 3 illustrates the suggested preamplifier. The gain of the proposed preamplifier is given as follows.
III. PREAMPLIFIER

A. Circuit Design
where V VC is a volume control voltage, and V 1 and V 2 are resistance control voltages generated by the gain control unit (GCU). GCU changes V x according to the input signal V VC. The EGC and AGC functions can be realized by controlling V VC and V x.
MOS resistive circuit (MRC) is implemented using four N-type transistors. It helps CGC to get the exponential gain characteristics with V VC as a control signal. Moreover, a threshold knee point of the preamplifier can be changed by modifying V TH . When the input sound level is high, low V TH is used to reduce power dissipation and enlarge dynamic range of the preamplifier. The peak detector (PD) senses the envelope of the preamplifier output voltage and controls the GCU. Figure 4 shows the preamplifier microphotograph in a 0.25-µm CMOS process. In Figure 5 , the measured gain and threshold knee point variations are presented as a function of V VC with V TH as a parameter. Because the human sense of hearing of the loudness of sound operates on a logarithmic scale and the preamplifier outputs go up linearly with the input on the same scale, it is found to operate as a volume control successfully. By reducing V TH , the threshold knee 
B. Measurement Results
A. Circuit Design
To realize the proposed adaptive-SNR technique, the Σ-∆ modulator should provide four kinds of SNR for each range of Figure 2 . By changing the clock frequency, the Σ-∆ modulator achieves different SNR characteristics, thereby obtaining power-optimized performance to specific sound range. But high clock frequency incurs a number of difficulties in design of analog circuit such as operational transconductance amplifier (OTA), because the unity-gain frequency of the OTA should be at least four times higher than the clock frequency of the Σ-∆ modulator [5] . The clock frequency is selected as 1.024-MHz and 2.048-MHz with the oversampling ratio (OSR) of 64 and 128, respectively. Higher order Σ-∆ modulator is another approach to change values of SNR. However the performance of more than 3 rd order Σ-∆ modulator seriously suffers from nonidealities such as finite gain and bandwidth of the OTA and instabilities caused by saturation of the integrator [6] . In order to minimize side-effects of the higher order Σ-∆ modulators and change the SNR characteristics, the order of the Σ-∆ modulator must be limited under three.
The MATLAB simulation results in Figure 6 show that the proposed Σ-∆ modulator accomplishes different SNR and SNDR values according to the input amplitude. The architecture of the proposed Σ-∆ modulator is described in Figure 7 . SW 1 determines the order of the Σ-∆ modulator between the second and third while SW 2 decides the clock frequency of the Σ-∆ modulator. A combination of these two switches allows the Σ-∆ modulator to obtain four kinds of SNRs. For easy and convenient control, these parameters of the switches are stored and applied by the control register in a DSP. By choosing the proper values according to the external sound amplitudes, the proposed Σ-∆ modulator obtains power-optimized SNR. Figure 8 shows the schematic of the proposed Σ-∆ modulator. When the /SW 1 is closed, this Σ-∆ modulator operates in 2 nd order by bypassing the output from the 2 nd integrator to the OUTN or OUTP. Because the resistance value of the conventional N-type switch varies according to the drain voltage, the 2 nd integrator output degrades seriously when it passes through /SW 1 . Hence, in order to prevent this distortion, high performance switch of which resistance is stable under all drain voltages is demanded. However, implementation of such a switch is difficult to design and consumes extra power. Therefore, this paper exploits a new method by using COMP 1 . It converts 2 nd integrator output into a PWM signal and pass it through the /SW 1 without signal distortion. When the COMP 1 is activated, the 3 rd integrator and COMP 2 are completely turned off to eliminate extra power consumption. On the other hand, if the /SW 1 is opened, the 3 rd integrator accepts the output of the 2 nd integrated as an input and performs the 3 rd order modulation. In this phase, COMP 1 is turned off to avoid extra power dissipation. By turning SW 2 on and off, the clock frequency In Figure 9 a low power OTA is presented for the Σ-∆ modulator. It is composed of a compensated two-stage, a cross-coupled active load, and a class AB output stage [7] . It demonstrates 77.6-dB DC gain, 7.07-MHz unity gain bandwidth, and a 55° phase margin for a 3-pF load. A 1-bit quantizer i.e., COMP1 and COMP2 with a clocked circuit minimizes the hysteresis and offset voltage [8] . 
B. Measurement Results
The Chip microphotograph of the proposed Σ-∆ modulator is shown in Figure 10 . It was also fabricated in a 0.25-µm CMOS process and its core size is 0.4-mm Figure 11 describes the measured output spectrum of a type 1 modulator with 2-kHz sinusoidal input signal and 1.024-MHz clock frequency. Under these conditions, the measured peak SNR is 72-dB. Figure 12 shows the measured SNR and SNDR as a function of input. Table I summarizes the performances of the Σ-∆ modulator with combination of SW 1 and SW 2 . When the input sound is less than 90-dB SPL, this modulator acts as a type 4 modulator to offer high performance. But if the sound is higher than 105-dB SPL, the Σ-∆ modulator operates as the type 1 to reduce its power dissipation. The performance comparison of the proposed analog front-end with that of conventional works is described in Table II . Compared with previous works, the proposed analog front-end dissipates the lowest power consumption at 0.9-V power supply voltage. A new analog front-end is designed and realized in a 0.25-µm standard CMOS process for a digital hearing aid. By exploiting CGC and adaptive-SNR technique, the proposed analog front-end reduces power consumption and obtains large dynamic range. The proposed preamplifier consumes 35-µW and 0.1-mm 2 area. The peak SNR of the Σ-∆ modulator is 86-dB and average power consumption is 31.4-µW with 0.4-mm 2 core area. The SNR varies over 14-dB range and power consumption changes 11.5-µW from type 1 to type 4. The proposed analog front-end dissipates less than 67-µW from a single 0.9-V supply.
